|Published (Last):||27 March 2013|
|PDF File Size:||15.51 Mb|
|ePub File Size:||14.96 Mb|
|Price:||Free* [*Free Regsitration Required]|
Xilinx users will enjoy a wide range of benefits with the transition to AXI4 as a common user interface for IP. AXI4 is:. The AXI4 protocol is an update to AXI3 which is designed to enhance the performance and utilization of the interconnect when used by multiple masters.
It includes the following enhancements:. AXI4-Lite is a subset of the AXI4 protocol intended for communication with simpler, smaller control register-style interfaces in components.
The key features of the AXI4-Lite interfaces are:. The AXI4-Stream protocol is designed for unidirectional data transfers from master to slave with greatly reduced signal routing.
Key features of the protocol are:. Overview Key Benefits Details Overview. Higher Productivity. Consolidates broad array of interfaces into one AXI4 , so users only need to know one family of interfaces Makes integrating IP from different domains, as well as developing your own or 3rd party partner IP easier Saves design effort because AXI4 IP are already optimized for the highest performance, maximum throughput and lowest latency.
Greater Flexibility. Tailor the interconnect to meet system goals: Performance, Area, and Power. Enables you to build the most compelling products for your target markets. Broad IP Availability. Ecosystem Enablement. AXI4 is: Consistent: All interface subsets use the same transfer protocol Fully specified: Ready for adoption by customers Standardized: Includes standard models and checkers for designers to use Interface-decoupled: The interconnect is decoupled from the interface Extendable: AXI4 is open-ended to support future needs Additional benefits: Supports both memory mapped and streaming type interfaces Provides a unified interface on IP across communications, video, embedded and DSP functions Is easy to use, with features like automatic pipeline instantiation to help you more easily hit a specific performance target Is equal to or better than current solutions in key attributes, such as fMAX, LUT usage, latency, and bandwidth.
Enables Xilinx to efficiently deliver enhanced native memory, external memory interface and memory controller solutions across all application domains. AXI Details. It includes the following enhancements: Support for burst lengths up to beats Quality of Service signaling Support for multiple region interfaces AXI4-Lite AXI4-Lite is a subset of the AXI4 protocol intended for communication with simpler, smaller control register-style interfaces in components.
The key features of the AXI4-Lite interfaces are: All transactions have a burst length of one All data accesses are the same size as the width of the data bus Exclusive accesses are not supported AXI4-Stream The AXI4-Stream protocol is designed for unidirectional data transfers from master to slave with greatly reduced signal routing.
Key features of the protocol are: Supports single and multiple data streams using the same set of shared wires Supports multiple data widths within the same interconnect Ideal for implementation in FPGAs.
AMBA AXI4 Interface Protocol
AMBA AXI specifies many optional signals , which can be optionally included depending on the specific requirements of the design,  making AXI a versatile bus for numerous applications. While the communication over an AXI bus is between a single master and a single slave, the specification includes detailed description and signals to include N:M interconnects, able to extend the bus to topologies with more masters and slaves. Thread IDs allow a single master port to support multiple threads, where each thread has in-order access to the AXI address space, however each thread ID initiated from a single master port may complete out of order with respect to each other. For instance in the case where one thread ID is blocked by a slow peripheral, another thread ID may continue Independent of the order of the first thread ID.
AMBA AXI and ACE Protocol Specification AXI3, AXI4, and AXI4-Lite, ACE and ACE-Lite
Mentor Verification IP BFMs violate the AMBA AXI and ACE Protocol Specification
Advanced eXtensible Interface